module mid_level_module #(
    parameter MID_PARAM = 24
) (
    input clk,
    input reset,
    input [7:0] data_in,
    output [7:0] data_out,
    output valid
);

endmodule
